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Abstract—In the previous literature, the introduction of the
virtual-space-vector (VV) concept for the three-level, three-leg
neutral-point-clamped converter has led to the definition of
pulsewidth modulation (PWM) strategies, guaranteeing a dc-link
capacitor voltage balance in every switching cycle under any type
of load, with the only requirement being that the addition of the
three phase currents equals zero. This paper presents the defini-
tion of the VVs for the general case of ann-level converter, suggests
guidelines for designing VV PWM strategies, and provides the ex-
pressions of the leg duty-ratio waveforms corresponding to this
family of PWMs for an easy implementation. Modulations defined
upon these vectors enable the use of diode-clamped topologies with
passive front-ends. The performance of these converters operated
with the proposed PWMs is compared to the performance of alter-
native designs through analysis, simulation, and experiments.
Index Terms—Capacitor voltage balance, diode-clamped, mul-
tilevel, pulsewidth modulation (PWM), virtual vector.
I. INTRODUCTION
MULTILEVEL converters [1]–[4] have opened the doorfor advances in electric energy conversion technology.
These converters present the advantages of a lower device volt-
age rating, lower harmonic distortion, and higher efficiency
compared with conventional two-level converters.
These converters are typically considered for high-power ap-
plications [5]–[8], because they allow operating at higher dc-
link voltage levels with the currently available semiconductor
technology. But they can also be interesting for medium- or
even low-power/voltage applications, since they allow operat-
ing with lower voltage-rated devices, with potentially better
performance/economical features [9], [10].
There are three basic multilevel converter topologies: diode-
clamped, flying capacitor, and cascaded H-bridge with separate
dc sources. Among these topologies, diode-clamped converters
are especially interesting because of their simplicity; the multi-
ple voltage levels are generated passively through a set of series-
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connected capacitors (see Fig. 1). The simplest family member,
the three-level converter, has been widely studied [11]–[15].
Conventional pulsewidth modulations (PWMs), based on the
selection of the nearest three space vectors (NTV), cause an un-
balance of the dc-link capacitor voltages, increasing the device
voltage stress and generating a low-frequency output-voltage
distortion [12]. In higher level diode-clamped converters, con-
ventional modulation solutions also produce unbalances of ca-
pacitor voltages, and even lead to the collapse of some of these
voltages under a wide range of operating conditions [16]–[20].
To overcome these limitations of diode-clamped topologies,
some authors propose the addition of circuitry specifically de-
signed to guarantee the balance [5], [21]–[23]. Other authors
introduce a fourth leg [24], [25]. Finally, some authors use
a back-to-back connection of multilevel converters to extend
the operating range through which the balance can be guaran-
teed [26]–[28]. A majority of authors, though, have discarded
the use of diode-clamped converters with more than three levels
in favor of other topologies: flying capacitor, cascaded H-bridge
with separate dc sources, and hybrid converter topologies.
The virtual-space-vector (VV) PWM presented in [15], a
modulation for the three-level converter based on the defini-
tion of a set of VVs, is capable of maintaining the capacitor
voltage balance in every switching cycle for any load (linear or
nonlinear, balanced or unbalanced) and modulation index, pro-
vided that the addition of the output phase currents equals zero
and these phase currents are approximately constant over each
switching cycle. References [29] and [30] successfully extend
this concept to the four-level converter, presenting a VV PWM
guaranteeing the dc-link capacitor voltage balance.
The introduction of appropriate VVs for the three-level and
four-level converters has proven beneficial, enabling the use of
these converters without the need to add circuitry to maintain
the balance of the dc-link capacitor voltages. This encourages
exploring whether the VV concept can be extended to higher
level multilevel converters. This paper concludes that it is pos-
sible, presents the definition of such vectors for the general case
of an n-level converter, and presents the leg output-terminal
duty-ratio expressions to easily implement the most interesting
family of VV PWMs for an n-level three-leg diode-clamped
converter. The performance of these converters operated with
the proposed PWMs is compared with the performance of alter-
native designs through analysis, simulation, and experiments,
from the point of view of component count, PWM algorithm
computation time, dc-link capacitor voltage balance, harmonic
0885-8993/$25.00 © 2009 IEEE
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Fig. 1. Multilevel three-leg diode-clamped converters. (a) Functional diagram of an n-level converter. (b) Five-level converter topology.
distortion, and device switching losses. Experimental results are
presented for a five-level three-leg diode-clamped converter.
II. n-LEVEL VV PWM
In this section, a generalization of the PWM strategy pro-
posed in [15] and [30] for the three- and four-level converters,
respectively, is presented.
A. VV Definition
In an n-level three-leg converter, n3 switching states are
available, designated as xyz, where x, y, and z correspond to
the dc-link points to which the leg output terminals a, b, and
c are connected, respectively. These switching states define
3n2 − 3n + 1 vectors in the converter space vector diagram
(VD) (see Fig. 2).
To maintain the balance of the n− 1 capacitor voltages in
every switching cycle, we must ensure that all the average inter-
mediate currents i2 , i3 , . . . , in−1 in every switching cycle equal
to zero. In Fig. 2, currents i2 , i3 , . . . , in−1 corresponding to each
switching state are specified in brackets ([i2 , i3 , . . . , in−1]). As-
suming that the addition of the three phase currents is equal
to zero (ia + ib + ic = 0) and the phase currents are approxi-
mately constant over each switching cycle, we can define a set
of VVs as a linear combination of certain switching states (all
the coefficients of the linear combination being equal and their
sum equal to 1) such that their associated average i2 , average
i3 , . . . , and average in−1 are equal to zero.
In terms of the switching states involved, a virtual vector V
can be expressed as
V =
1
nssV
·
nssV∑
i=1
(xiyizi) (1)
where nssV is the number of switching states xyz that defines
V. The definition of some of these vectors is
Vz =
1
n− 2 [(222) + (333)
+ · · ·+ ((n− 1) (n− 1) (n− 1))]
Vα1 = (n11)
Vδ1 = (nn1)
Vα(n−1) =
1
n− 1 [(211)+ (322) + · · ·+ (n (n−1) (n−1))]
Vδ(n−1) =
1
n− 1 [(221) + (332) + · · ·+ (nn (n− 1))]
Vλ(n−3),0 =
1
n
[(321) + (432) + · · ·+ (n (n− 1) (n− 2))
+ (211) + (nn (n− 1))]. (2)
In general, the remaining VVs present redundancy, i.e., they
can be obtained from more than one combination of switch-
ing states. The redundancy increases as the number of levels
increases. Every available switching state, except for 111 and
nnn, appears in at least the definition of one of these VVs. The
complete definition of these VVs for the three- and four-level
converters can be found in [15] and [30].
Fig. 3 shows the tip of these n2 − 2n + 3 vectors in the first
sextant of the VV diagram (VVD). The expression of these
vectors in α, β coordinates is
Vz = (0, 0)α,β
Vαi =
(
2
i
√
3
, 0
)
α,β
, 1 ≤ i ≤ n− 1
Vδi =
(
1
i
√
3
,
1
i
)
α,β
, 1 ≤ i ≤ n− 1
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Fig. 2. First sextant of the normalized n-level, three-leg converter VD.
Fig. 3. First sextant of the normalized n-level, three-leg converter VVD.
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Vλi,j =
(
3 + j
(3 + i + 2j) · √3 ,
1 + j
3 + i + 2j
)
α,β
0 ≤ i ≤ n− 3, 0 ≤ j ≤ n− 3− i
Vλi,j¯ =
(
3 + 2j
(3 + i + 2j) · √3 ,
1
3 + i + 2j
)
α,β
0 ≤ i ≤ n− 4, 1 ≤ j ≤ n− 3− i. (3)
The location of the vectorVλ is defined by the intersections
of lines l1,j with l2,k and lines lj ,1 with lk,2 , ∀ j, k, where lj ,k
is the straight line joining the tip of the vectorsVα,j andVδ ,k .
B. VV Selection and Switching-State Duty-Ratio Computation
The desired three-phase output voltage is represented by a
reference vector (Vref = m eiθ ), m ∈ [0,1] for a linear modu-
lation, which is obtained as a linear combination of VVs in each
switching cycle
Vref = dVz ·Vz +
n−1∑
i=1
dVαi ·Vαi +
n−1∑
i=1
dVδi ·Vδi
+
n−3∑
i=0
n−3−i∑
j=0
dVλi,j ·Vλi,j +
n−4∑
i=0
n−3−i∑
j=1
dVλi,j¯ ·Vλi,j¯
0 ≤ dV ≤ 1 ∀V
∑
V
dV = 1 (4)
where dV is the duty ratio of vector V. Since VVs are employed,
the modulation strategy will preserve the capacitor voltage bal-
ance.
As VVs are defined as a linear combination of switching
states,Vref is ultimately synthesized in each switching cycle by
a sequence of switching states. The duty ratio of the switching
state xyz can be computed as
dxyz =
∑
V
1
nssV
· dV (5)
where V is a virtual vector defined using xyz. A few simple
examples of switching state duty-ratio computation are
d222 = d333 = · · · = d(n−1)(n−1)(n−1) =
[
1
n− 2
]
· dVz
dn11 = dVα1
dnn1 = dVδ1 . (6)
Not all VVs need to be employed to approximate Vref in
each switching cycle, i.e., some of the VV duty ratios in (4)
can be set to zero. A set of guidelines follow to perform
the selection of VVs to approximate Vref in each switching
cycle.
1) Select the minimum number of VVs to approximateVref
to reduce the number of switching transitions per switch-
ing cycle.
2) Choose VVs as close as possible to Vref to minimize the
output voltage harmonic distortion.
Fig. 4. Selected sequence of connection of leg output terminal x (a, b, or c)
to each of the dc-link points (1, 2, . . . , and n).
3) Choose VVs whose associated switching states can be
arranged to follow the sequence defined in Section II-
C. This allows a simple modulation implementation by
using prederived leg duty-ratio expressions in terms of the
desired modulation index (m) and output line angle (θ)
similar to those presented in [15], [29], and [30] for the
three- and four-level converters, and avoid performing any
VVD-related computation online.
4) Choose VVs so that the final leg duty-ratio expressions
are simple.
C. Switching-States Sequence
Once the switching-state duty ratios have been determined,
the sequence over time within a switching cycle of the appli-
cation of the different switching states has to be decided. The
chosen switching-states’ order is such that each leg output termi-
nal is connected to the dc-link points following the symmetrical
sequence shown in Fig. 4. This can be achieved by simply or-
dering the switching states three-digit number in a descending–
ascending order if appropriate VVs have been selected in the
preceding section.
As a consequence, the implementation of a VV PWM only
requires the computation of duty ratios da1 , db1 , dc1 , da2 , db2 ,
dc2 , . . . , dan , dbn , dcn (where dxy is the duty ratio of the leg
output-terminal-x connection to the dc-link point y), as the
addition of the appropriate switching-state duty ratios calcu-
lated in Section II-B. For example, in the first sextant, to
obtain da2
da2 = d222 + d221 + d211 . (7)
D. Leg Duty-Ratio Expressions and Modulation
Implementation
The expressions of the leg duty ratios corresponding to the
family of VV PWMs for an n-level three-leg diode-clamped
converter are shown in (8). These simple equations have been
obtained after an extensive analysis of the VV PWM strategies
for the three- [15], four- [30] and five-level converters, and
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Fig. 5. Leg a duty-ratio pattern for an n-level three-leg converter (m =
0.75).
through an inductive reasoning process. Although the problem
seems complex and rough, the equations obtained are simple
and require low computational effort, as shown in (8), at the
bottom of the page.
Actually, the average current through the inner dc-link points
is zero in every switching cycle if the addition of phase currents
equals zero, and these currents are approximately constant over
the switching cycle, since
ik = dak · ia + dbk · ib + dck · ic = dk · (ia + ib + ic) = 0
k = 2, 3, . . . , n− 1. (9)
An interesting particular VV PWM can be defined with the
addition of expressions (10). Fig. 5 depicts the leg a duty ratios
for m = 0.75 and a line cycle of this particular VV PWM. Legs
b and c duty ratios are the same but phase-shifted ±120◦, re-
spectively. This particular VV PWM has two major advantages.
First, since all inner dc-link point leg duty ratios are greater than
zero, we have margin in every switching cycle to regulate all
capacitor dc-link voltages using the control scheme presented
Fig. 6. VVD for the five-level three-leg converter.
in [31]. Additionally, the margin to regulate is balanced, since
all inner dc-link point leg duty ratios have the same value. Sec-
ond, another important advantage is the simplicity of the leg
duty-ratio expressions
dai = dbi = dci =
1− da1 − dan
n− 2 =
1− db1 − dbn
n− 2
=
1− dc1 − dcn
n− 2 , i = 2, 3, . . . , n− 1. (10)
The PWM defined by (8) and (10) corresponds to a particular
VV selection. For example, Fig. 6 presents the VVD for a five-
level converter. Vref is approximated in every switching cycle
by the three VVs defining the vertices of the triangle where it is
located. The auxiliary virtual vectors VA ,VB ,VC ,VD , and VE
are defined as a combination of certain VVs, as
VA =
2
5
·Vα2 + 35 ·Vα3 =
1
5
[(533) + (311) + (544)
+ (422) + (211)] =
(
4
5
√
3
, 0
)
α,β
0 ≤ θ < 2π/3 : dan = m cos (θ − π/6), dbn = m cos (θ − π/2), dcn = 0
2π/3 ≤ θ < 4π/3 : dan = 0, dbn = m cos (θ − 5π/6), dcn = m cos (θ − 7π/6)
4π/3 ≤ θ < 2π : dan = m cos (θ + π/6), dbn = 0, dcn = m cos (θ + π/2)
−π/3 ≤ θ < π/3 : da1 = 0, db1 = m cos (θ + π/6), dc1 = m cos (θ − π/6)
π/3 ≤ θ < π : da1 = m cos (θ − 5π/6), db1 = 0, dc1 = m cos (θ − π/2)
π ≤ θ < 5π/3 : da1 = m cos (θ − 7π/6), db1 = m cos (θ + π/2), dc1 = 0.
dai = dbi = dci , i = 2, 3, . . . , n− 1
n∑
j=1
daj = 1,
n∑
j=1
dbj = 1,
n∑
j=1
dcj = 1. (8)
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Fig. 7. Simulation results for vC1 , vC2 , vC3 , and vC4 (five-level converter) under the following conditions: Vdc = 120 V, m = 0.75, C = 155 µF, switching
frequency fs = 5 kHz, and a linear and balanced load with per-phase impedance ZL = 33.5 Ω  8.5◦ (series R–L load). (a) Reference NTV PWM. (b) Proposed
VV PWM.
VB =
2
5
·Vδ2 + 35 ·Vδ3 =
1
5
[(553) + (331) + (554)
+ (442) + (221)] =
(
2
5
√
3
,
2
5
)
α,β
VC =
3
7
·Vλ0,0 +
4
7
·Vλ1,0 =
1
7
[(553) + (531) + (311)
+ (554) + (542) + (421) + (211)] =
(
6
7
√
3
,
2
7
)
α,β
VD =
3
8
·Vλ0,0 +
5
8
·Vλ0,1¯ =
1
8
[(553) + (531) + (311)
+ (554)+ (542)+ (521)+ (411)+ (211)]=
(
1√
3
,
2
8
)
α,β
VE =
3
8
·Vλ0,0+
5
8
·Vλ0,1=
1
8
[(553)+ (531)+ (311)+ (554)
+ (552)+ (541)+ (421)+ (211)]=
(
7
8
√
3
,
3
8
)
α,β
.
(11)
The expressions in (8) and (10) allow the direct calculation of
da1 , db1 ,dc1 , . . . , dan , dbn , anddcn as a function of the reference
vector coordinates, without the need for identifying the triangle
in which it is located and then performing calculations (4)–
(7). This significantly simplifies the computations. That is, to
implement a VV PWM for an n-level three-leg converter, the
controller just needs to be programmed with the expressions
in (8) and (10) and the sequence in Fig. 4. There is no need
to perform any VVD computation online. The VVD analysis
in Sections II-A and II-B is only presented to illustrate the
problem and the process followed to obtain the final PWM
strategy completely defined and implemented by (8) and (10),
and Fig. 4.
The particular PWM defined by (8) and (10) presents 3n− 5
pairs of switching transitions (one switch turns off and another
turns on) per half switching cycle in all regions of the VVD.
Other VV PWM solutions verifying (8) may present lower num-
ber of switching transitions and lower ac-side harmonic distor-
tion (see examples in [29] for a four-level converter), but they
are not considered here for the sake of simplicity.
III. SIMULATION RESULTS
In this section, the performance of a three-leg diode-clamped
converter connected to a single dc bus through terminals 1 and n
(Fig. 1) and operated with the proposed VV PWM ((8) and (10))
is analyzed through simulation in MATLAB–Simulink and com-
pared to other alternative design solutions. It is assumed that the
dc bus is already available and that other systems might be con-
nected to it. The dc bus can be generated, for instance, from the
mains or other ac sources employing a simple diode rectifier. In
inverting applications feeding the dc bus from a low-frequency
ac source and already requiring a transformer (e.g., for galvanic
isolation), this transformer can be designed to have n− 1 sec-
ondaries connected to rectifiers to generate the different voltage
levels and this, together with a proper NTV PWM strategy for
the multilevel converter, is possibly the optimal design solu-
tion. However, these particular applications are not considered
here for the sake of generality, and therefore, the introduction of
such low-frequency transformers is discarded because they are
typically bulky, expensive, and lossy components.
Fig. 7 shows the results of the dc-link capacitor voltage bal-
ance in a five-level converter. A particular NTV PWM is used
as a reference for comparison. In this reference NTV PWM,
the duty ratio assigned to each space vector (a vector is defined
here as a combination of line-to-line voltages or an arrow in
Fig. 2) is equally shared in every switching cycle by all associ-
ated switching states. That is, the reference vector is synthesized
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in every switching cycle using the nearest three vectors in the
space VD. Then, each voltage vector is generated by equally
using all associated switching states. For instance, if in a given
switching cycle we need to produce a particular vector for a time
equal to t∗, and two switching states are possible (e.g., n22 and
(n− 1)11), we will use n22 during t∗/2 and (n− 1)11 during
t∗/2). The only exception is for the zero vector where switching
states nnn and 111 are not used. This particular NTV PWM
strategy presents, at low modulation indexes, a higher number
of switching transitions than other typical NTV PWM schemes
presented in the literature, but it presents a lower output ac-
side voltage total harmonic distortion (THD), as demonstrated
in [32]. At high modulation indexes the number of switching
transitions is reduced and it is comparable to typical particular
NTV PWM strategies, while keeping an optimum output ac-side
voltage THD. Over all the modulation index range, it presents
a good capacitor voltage balance behavior compared to other
particular open-loop NTV PWM strategies. In Fig. 7, both this
reference NTV PWM and the proposed VV PWM are tested at
an operating point outside the limits for a balanced and stable op-
eration specified in [16]–[20]. While the use of the conventional
NTV PWM leads to the collapse of some capacitor voltages,
the proposed VV PWM maintains a balanced dc-link capacitor
voltage operation. Additionally, the peak-to-peak value of the
capacitor voltage ripple is inversely proportional to the switch-
ing (or carrier) frequency. Hence, for a given capacitor voltage
ripple specification, the required capacitance can be reduced by
increasing the switching frequency.
Let us compare the proposed n-level diode-clamped con-
verter connected to a single dc bus and operated with a VV
PWM (design A) to two alternative converter designs based on
the same topology. The first alternative design (design B) con-
sists of an n-level diode-clamped converter with regulated dc
voltage sources replacing the dc-link capacitors and operated
with the reference NTV PWM described earlier. The second al-
ternative design (design C) corresponds to a two-level converter
operated with a conventional space vector modulation using the
two possible switching states available for the zero vector in
every switching cycle.
A. Component Count
From the point of view of component count, design C presents
the minimum number of components, as it uses a simple two-
level converter. Design A presents fewer components than de-
sign B, since it does not require the addition of regulated dc volt-
age sources replacing the dc-link capacitors. These sources can
be implemented with n− 1 output-voltage-regulated dc power
supplies drawing the energy from the dc bus or through the
introduction of specific PWM balancing circuits [5], [21]–[23].
B. Modulation Algorithm Computation Time
From the point of view of the computation time required
by the modulation algorithm, designs A and C are clearly su-
perior to design B. For instance, the computation of 10 000
line cycles with fs/fo = 100 (where fo is the output funda-
mental frequency), m = 0.75, on a personal computer with an
Fig. 8. THD as a function of the modulation index m. Conditions: fs /fo =
100 and harmonics considered up to 40fs .
Intel Pentium D processor at 3 GHz, 1 GB of RAM, and using
MATLAB 7.2, takes 1.45 s for design C. The computation time
for design A (see [30, algorithm in the Appendix]) is slightly
higher (1.53 s for n = 3, 1.61 s for n = 4, and 1.66 s for
n = 5), and the computation time for design B (employing the
algorithm presented in [33]) is significantly higher (7.44 s for
n = 3, 10.95 s for n = 4, and 12.65 s for n = 5).
C. Total Harmonic Distortion
Fig. 8 shows the THD in the line-to-line output voltage of all
three designs as a function of the modulation index. Design B is
clearly superior to designs A and C, particularly as the number of
levels n increases. Design A is clearly superior to design C. The
THD of designs A and B is the same for low modulation index
values. In fact, the particular NTV PWM strategy selected for
design B is equivalent to the proposed VV PWM for modulation
indexes m < 1/(n− 1). As the modulation index increases,
design A presents a progressively higher THD than design B
and reaches the level of design C for m = 1.
D. Semiconductor Device Losses
A discussion follows regarding the comparison of semicon-
ductor device losses in the main converter of all three designs.
The comparison is made for the same dc-link voltage Vdc , the
same output power, sinusoidal and balanced three-phase cur-
rents, negligible ac-side current ripple, unity displacement fac-
tor, and the same carrier frequency fs .
Assuming a similar value of the conduction voltage drop per
rated voltage for all semiconductor devices, conduction losses
should be similar in all three designs. The main differences
in device losses will be due to the different switching pattern.
For each converter leg, switching transitions occur in pairs: one
switch turns off and the other switch turns on. To simplify the
analysis, it is assumed that diodes are ideal (lossless) and the
losses are concentrated either in the controlled device turning
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Fig. 9. Voltage and current waveforms during switching transitions in the
controlled devices concentrating the switching losses.
on or the device turning off, according to the pattern described
in Fig. 9, where vs(t) and is(t) are the voltage across the switch
and the current through the switch, respectively. The absolute
values of the voltage and current slopes during transitions are
assumed to be constant and equal to±sv and±si , regardless of
the value of Vs and Is . With these assumptions, the energy lost
in a switching transition of an n-level converter leg is
Es =
V 2dc · Is
2 (n− 1)2 sv
+
Vdc · I2s
2 (n− 1) si . (12)
Let us additionally assume that sv /si = Vdc/Ipk , where Ipk
is the peak value of the phase current, i.e., the voltage and
current transition times (Tv and Ti) are equal for Vs = Vdc
and Is = Ipk . Fig. 10 shows the ratio of the switching losses
in designs A (Ps,A ) and B (Ps,B ) with regard to the switching
losses in design C (Ps,C ), for n = 3, 4, and 5. It can be observed
that both designs A and B produce lower switching losses than
design C. Design B is clearly the optimum, particularly for
high modulation indexes and the number of levels. This means
that design B produces lower switching losses in the multilevel
converter than design A. However, from the point of view of
the whole design losses, for a fair comparison, the losses in the
regulated dc voltage sources replacing the dc-link capacitors
must be considered in design B, which will probably lead to
a higher total loss than in design A, since these regulated dc
voltage sources process most of the energy flowing in between
the dc-link and the ac side.
Fig. 11 shows the ratio Ps,A/Ps,C as a function of the con-
verter number of levels. This ratio depends on the total amount
of switched voltage in design A (equal to Vdc ·(3n− 5)/(n− 1)
for n ≥ 3) and the ratio sv /si . As n increases, Ps,A/Ps,C tends
to settle at a given value because the addition of all switching
losses in design A occurring within Tv tends to zero, while
the addition of all switching losses occurring within Ti remains
constant. This asymptotical value depends on the ratio sv /si .
As the ratio sv /si decreases, the proportion of the switching
losses occurring during the current transitions decreases, and
the asymptotical value of the ratio Ps,A/Ps,C also decreases.
Multilevel diode-clamped topologies present a problem of
loss distribution unbalance among different devices [35]. Al-
Fig. 10. Ratio of the switching losses in designs A (Ps,A ) and B (Ps,B ) with
regard to the switching losses in design C (Ps,C ), for n = 3, 4, and 5.
Fig. 11. Ratio Ps,A /Ps,C as a function of the number of levels n.
though the use of the VV PWM does not solve this problem, it
may help redistribute the losses at certain operating points [36].
The combination of the proposed VV PWM with the active
diode-clamped topology [35] could be explored to improve the
loss distribution performance.
IV. EXPERIMENTAL RESULTS
Experimental tests have been conducted to verify the perfor-
mance observed in the simulation results of Fig. 7 for a five-level
three-leg converter. A prototype built with 150-V MOSFETs has
been used for this purpose. The converter is operated in inverter
mode and open loop, with a dc power supply connected be-
tween dc-link points 1 and 5, and a three-phase series R–L load
connected to the ac side. The computation of 12 independent
leg duty ratios [see (8) and (10)] is performed by the embed-
ded PowerPC of dSpace DS1103. This information is sent to
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Fig. 12. Experimental results for vC1 , vC2 , vC3 , vC4 , va b , ia , ib , and ic under the following conditions: Vdc = 120 V, m = 0.75, C = 155 µF, fs = 5
kHz, a linear and balanced load with per-phase impedance ZL = 33.5 Ω  8.5◦ (series R–L load), and a prototype using 150 V MOSFETs. (a) Reference NTV
PWM. (b) Proposed VV PWM.
Fig. 13. Experimental results for vC2 , vC3 , vC4 , and ia under the following conditions: Vdc = 120 V, C = 155 µF, fs = 5 kHz, a nonlinear load consisting
of a three-phase boost diode rectifier (with inductance L per phase), a capacitor (2 mF), and a resistor (33 Ω) connected across the rectifier dc side, and the same
prototype in Fig. 12 operated with the proposed VV PWM. (a) m = 0.75, L = 12.5 mH, balancing control off. (b) m = 0.75, L = 2.5 mH, balancing
control off. (c) m = 0.75, L = 2.5 mH, balancing control on. (d) m = 0.95, L = 2.5 mH, balancing control on.
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TABLE I
DESIGN RANKING
an Altera EPF10K70 programmable logic device in charge of
generating 24 switch control signals.
Fig. 12 shows that the NTV PWM used as a reference for
comparison leads to the collapse of the middle capacitor voltages
vC2 and vC3 . The same would occur with any other NTV PWM
at this operating point. On the other hand, with the proposed
VV PWM all four capacitor voltages are fairly balanced in the
absence of a closed-loop control.
The balancing properties of the proposed VV PWM have
been therefore experimentally verified for linear loads at operat-
ing points beyond the limits specified in [16] and [17] for NTV
PWMs, in the case of a three-level converter [15], four-level
converter [30], and five-level converter (see Fig. 12). However,
the proposed VV PWM strategy guarantees a capacitor volt-
age balance only if phase currents are approximately constant
over a switching cycle. This assumption is not verified under
certain operating conditions: load transients, transients under
closed-loop phase-current control, certain nonlinear loads, and
especially under high phase-current ripple. In general, if high
phase-current time derivatives occur, the per-switching-cycle
balancing effect of the proposed open-loop modulator is lost.
In these cases, the addition of the balancing control proposed
in [31] is essential to maintain the balance. In [34], this has
already been verified for a three-level converter under a closed-
loop output current control. The multilevel dc–ac converter op-
erates in inverter mode, injecting energy into the ac mains. The
dedicated balancing control effort is minimal during a steady-
state operation and transients.
Fig. 13 presents experimental results under a nonlinear load.
Fig. 13(a) shows that the capacitor voltage unbalance is negligi-
ble under a small phase-current ripple. In Fig. 13(b), a significant
capacitor voltage unbalance appears under a higher current rip-
ple. The activation of the balancing control [31] in Fig. 13(c) al-
lows recovering the capacitor voltage balance. Finally, Fig. 13(d)
shows that a balanced operation is also possible under high mod-
ulation index values and high current ripple with the proposed
VV PWM and the balancing control. The balancing control ef-
fort in Fig. 13(c) and (d) is small. The control introduces a
variation in the duty ratios lower than 0.01 (i.e., 1%). This con-
trol is also necessary in practice to guarantee the balance under
unequal switching behavior, leakage currents, etc.
V. CONCLUSION
The definition of VVs guaranteeing the capacitor voltage bal-
ance in every switching cycle, even under nonlinear loading
conditions, can be extended to any multilevel diode-clamped
converter. This paper has presented the definition of these vec-
tors for an n-level three-leg diode-clamped converter and the
guidelines for designing practical VV PWMs. These guidelines
take into consideration the number of switching transitions, the
output voltage distortion, and the simplicity of the final imple-
mentation.
The leg duty-ratio expressions that allow a simple implemen-
tation of these PWMs have also been presented. These PWMs
(patent pending) guarantee capacitor voltage balance even for
high modulation indexes, enabling the use of multilevel diode-
clamped converters with passive front-ends.
The performance of an n-level three-leg diode-clamped con-
verter operated with a VV PWM (design A) has been compared
with the performance of two alternative designs: an n-level
three-leg diode-clamped converter replacing the dc-link capac-
itors with regulated dc voltage sources and operated with a
conventional NTV PWM (design B), and a two-level converter
operated with a conventional space vector modulation (design
C). Table I presents their ranking in terms of different perfor-
mance items.
Designs A and B offer a good alternative to design C be-
cause of their superior performance in terms of output voltage
harmonic distortion and converter losses, as expected. In appli-
cations with no stringent filtering requirements, design A might
be the best solution, since it will probably present a lower total
component cost and higher overall efficiency than design B.
Therefore, VV PWMs lead to a competitive design solution
that may allow, with the addition of other recent technical ad-
vances [37], [38], highly integrated and compact converter de-
signs based on diode-clamped topologies.
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